Advanced Digital Signal Processors

Skip Navigation Links.
Home
Collapse 1. Introduction to Microprocessor & Computer1. Introduction to Microprocessor & Computer
1.1. The Microprocessor-Based Personel Computer System
Collapse 1.2. The Memory System1.2. The Memory System
1.2.1. Transient Program Area
1.2.2. The System Area
1.3 I/O Space
1.4 The Microprocessor
1.5 Bus
Collapse 2. The Microprocessor & its Architecture2. The Microprocessor & its Architecture
Collapse 2.1. Internal Microprocessor Architecture2.1. Internal Microprocessor Architecture
Collapse 2.1.1. The Programming Model2.1.1. The Programming Model
2.1.1.1. Multipurpose Registers
2.1.1.2. Special-purpose Registers
2.1.1.3. Segment Registers
Collapse 2.2. Real Mode Memory Addressing2.2. Real Mode Memory Addressing
2.2.1. Segments And Offsets
2.2.2. Default Segment and Offset Registers
2.2.3. Segment and Offset Addressing Scheme Allows Relocation
Collapse 2.3. Introduction to Protected Mode Memory Addressing2.3. Introduction to Protected Mode Memory Addressing
2.3.1. Selectors and Descriptors
2.3.2. Program-Invisible Registers
Collapse 2.4. Memory Paging2.4. Memory Paging
2.4.1. Paging Registers
2.4.2. The Page Directory and Page Table
Collapse 3. Addressing Modes3. Addressing Modes
3.1. Data-Addressing Modes
Collapse 3.2. Register Addressing3.2. Register Addressing
3.2.1. Immediate Addressing
3.2.2. Direct Data Addressing
3.2.3. Register Indirect Addressing
3.2.4. Base-Plus-Index Addressing
3.2.5. Register Relative Addressing
3.2.6. Base Relative-Plus-Index Addressing
3.2.7. Scaled-Index Addressing
3.2.8. Data Structures
Collapse 3.3. Program Memory Addressing Modes3.3. Program Memory Addressing Modes
3.3.1. Direct Program Memory Addressing
3.3.2. Relative Program Memory Addressing
3.3.3. lndirect Program Memory Addressing
Collapse 3.4. Stack Memory Addressing Modes3.4. Stack Memory Addressing Modes
3.4.1. Register Addressing
3.4.2 Direct Addressing
3.4.3. Register Indirect Addressing
3.4.4. Register Relative Addressing
3.4.5. Base Relative-plus-index Addressing
3.4.6. Scaled-index Addressing
References